A fast and test-proven methodology of assessing RTN/fluctuation on deeply scaled nano pMOSFETs by Gao, R et al.
A fast and test-proven methodology of assessing 
RTN/fluctuation on deeply scaled nano pMOSFETs 
 
R. Gao1, M. Mehedi2, H. Chen3, X. Wang4, J.F. Zhang2, X.L. Lin1, Z.Y. He1, Y.Q. Chen1, D.Y. Lei1, Y. Huang1,  Y.F. En1, 
Z. Ji5 (zhigangji@sjtu.edu.cn) and R. Wang6 
1China Electronic Product Reliability and Environment Research Institute, Guangzhou, 510610, P. R. China  2School of Engineering, 
Liverpool John Moores University, Liverpool, L3 3AF, UK  3School of Microelectronics, Shanghai Jiaotong University, 200240, P. R. 
China  4Department of Electronics & Electrical Engineering, Harbin Institute of Technology at Weihai, Shandong, 264209, P. R. 
China  5National Key Laboratory of Science and Technology on Micro/Nano Fabrication, Shanghai Jiao -tong University, Shanghai, 
200240, P. R. China.   6Institute of Microelectronics, Peking University, Beijing, 100871, P. R. China 
  
Abstract—Random Telegraph Noise (RTN)/fluctuation is one of 
the most serious reliability issues in modern deeply scaled 
CMOS. The current RTN characterization methods need to 
select devices and can only capture the fast traps, thus it is very 
difficult to predict and validate device long-term fluctuation 
behavior. A new fast and test-proven methodology of assessing 
RTN/fluctuation is proposed in this work. By using the Within 
Device Fluctuation (WDF), all the devices’ fluctuation can be 
captured. Moreover, WDF can be well explained and simulated 
as a sum of all the As-grown Traps (AT) induced RTN. 
Index Terms--RTN, Long-term fluctuation, Within Device 
Fluctuation (WDF), As-grown Traps (AT). 
I. INTRODUCTION  
Random Telegraph Noise (RTN) is regarded as one of the 
most serious reliability issues in scaled-down CMOS devices 
[1-9]. Valuable attempts have been made [10, 11], but several 
shortcomings remain to be tackled: (i) The time window (tw), 
used in a typical RTN test is short (e.g. ≤1sec [3-5]) and 
cannot capture slow traps. Although RTN can be observed 
(Fig. 1a) within a short time window (tw), increasing tw gives 
a rising fluctuation which must be properly considered (Fig. 
1b); (ii) Some early models rely on extracting 
capture/emission time of individual traps [2-4]. This cannot 
be carried out for a large percentage of devices, since the 
signal appears as a complex fluctuation, rather than clear and 
analyzable RTN [5]. The requirement for such device 
selection [7, 8] introduces uncertainty in the device-to-device 
variation (DDV) assessment; (iii) Although many 
methodologies for modelling RTN have been proposed, their 
predictive capability is difficult to validate. 
In this work, a new methodology of assessing 
RTN/fluctuation on deeply scaled nano-scale pMOSFETs is 
proposed. The new method solves/alleviates all the 3 
shortages mentioned above. (i) It measures fluctuation on all 
devices instead of selected devices with clear RTN. (ii) the 
testing time for each device is about 10 min. Moreover (iii) the 
long-term fluctuation under various Vg levels is well predicted. 
The improvement is ascribed to the handy definition of Within 
Device Fluctuation (WDF) and in-depth understanding of the 
different types of traps.  
The measurement and definition of WDF is illustrated in 
Fig. 1b. A constant gate voltage (Vg) is applied on the DUT, 
the drain is biased at -100mV, drain current (Id) is 
continuously monitored at a 1 MSa/s sampling rate. In contrast 
to RTN analysis which deals with the raw Id data (Fig. 1a), 
WDF is defined as the subtraction of the “Upper Envelope” 
and “Lower Envelope” of the Id fluctuation, as shown in Fig. 
1b. 




































Figure 1. (a) RTN and (b) fluctuation with short and long time window 
respectively. WDF is defined as the subtraction of the “Upper Envelope” and 
“Lower Envelope” of the fluctuation. System noise is also measured on a 
10um*10um DUT as a comparison. 
II. DEVICES AND EXPERIMENTS 
To validate the proposed methodology, planar pFETs of 
metal gate and HfO2/SiON stack, fabricated at two different 
technology nodes are used in this work. Process A1 was 
fabricated at 45nm technology node with an Effective Oxide 
Thickness (EoT) of 1.45nm, while Process A2 was fabricated 
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at 22nm technology node with EoT=1nm. Different treatments 
in respective technology nodes introduce different trap profiles 
in the dielectric of the DUTs. These profiles were utilized to 
identify the source of RTN/fluctuation in this work. Unless 
specified, A1 is used for illustration. 
We have recently developed a test-proven As-grown 
Generation (AG) model which well predicts the aging kinetics 
and lifetime of nano-scale MOSFETs [12, 13]. The good 
prediction capability is ascribed to the in-depth understanding 
and subtle experimental separation of different types of 
defects. 3 types of defects are experimentally identified in the 
A-G model, as depicted in Fig. 2. Previous work [6] reveals 
WDF originates from the charging/discharging of defects in 
the gate dielectric. The vast majority of Generated Defects 
(GD) are very difficult to discharge once they are generated, 
even under a positive discharging voltage [14]. GD can thus 
be ruled out from the potential sources of WDF. The 
remaining two types of defects pre-exist on a fresh DUT and 
are both able to charge/discharge under stress/recovery phases. 
As-grown Traps (AT) capture holes without changing their 
energy levels; while Energy Alternating Defects (EAD), after 
capturing holes, shift their energy from ground level to a 
charged level, as illustrated in Fig. 2. We will show that AT is 
responsible for WDF from both theoretical and experimental 
side in section III. 
 
Figure 2. Illustration of the 3 types of defects in As-grown Generation (AG) 
model.  
Since Generated Defects (GD) are irrelevant to WDF, its 
impact on measuring the charging kinetics of pre-existing 
traps needs to be removed. A test pattern as shown in Fig. 3 is 
designed for this purpose. To suppress the GD generation 
during the measurement of the pre-existing traps charging 
kinetics, each nano-scale device is firstly heavily stressed 
under a much higher voltage (compared to the highest 
charging voltage (Vgch)). Since GD follows a power law 
against both stress voltage and stress time [14], a stress under 
a high voltage for a certain period is equivalent to a stress 
under a lower voltage for a much longer stress time [15]. On 
a heavily stressed DUT, further generation during the Vgch 
measurements thus is prohibited. As long as we apply a 
positive Vgdisch to release all the pre-existing defects 
charged during the previous charging kinetics measurement, 
the DUT restores to its original state before charging and can 
be re-used to measure the next Vgch charging kinetics. This 
makes it feasible to measure charging kinetics under various 
Vgch on a single DUT, as shown in Fig.3. Charging kinetics 
is measured by intermittent Id-Vg curves from a three 
microseconds pulse edge at a logarithmic-incremental time 
sequence from 1 microsecond to 100 seconds, Vth is sensed 
at a constant current = 500nA*W/L. WDF at Vgch is 
measured right after Vgch charging kinetics without stopping 
Vgch stress. Since the DUT is already stabilized after 100 
seconds of charging, influence from aging is excluded and 
“pure” WDF is captured. 
 
Figure 3. Test waveform to measure the Pre-Existing traps charging kinetics 
and WDF on a single DUT. 
III. WITHIN DEVICE FLUCTUATION (WDF) 
SIMULATION AND TEST VALIDATION 
A. Capturing the right type of defects responsible for WDF 
Previous works [13, 16] reveal that there exist two types 
of traps with different charging mechanisms. By applying the 
procedure proposed in ref. 13, they can be reliably separated, 
based on their different charging kinetics (Fig. 4b). For nano-
scale devices, these are the average of multiple devices (Fig. 
4a).  
In principle, WDF should be dominated by traps near the 
fermi level Ef in both neutral and charged states. These traps 
can readily charge and discharge under a constant Vg. 
Obviously AT meets this requirement as its energy level does 
not change after capturing a hole; while EAD is difficult to 
discharge after capturing a hole since its energy shifts to a 
lower energy level (Fig. 2) and should not contribute much to 
WDF.  







































Figure 4. (a) Charging kinetics from multiple nano-scale devices (lines) and 
their averaged effect (’□’). Relationship between μ and σ is shown in the 
inset, where the average impact of a single trap η can be obtained. (b) 
Separation between AT and EAD following procedure in ref. 13.  
To further confirm the source of WDF, a comparison of 
the averaged value of AT, EAD and WDF on process A1 and 
A2 is given in Fig. 5. Under the stress of gate dielectric 
electric filed (Eox) = 9 MV/cm, A1 exhibits the same amount 
of EAD but much higher AT compared to A2. WDF on A1 is 
also much higher than A2, supporting the theory that WDF 

















































Figure 5. The comparison between EAD and AT for two processes (a) A1 
and (b) A2 under an oxide electric field (Eox) of 9MV/cm. The 
corresponding averaged value of WDF from multiple devices are shown in (c) 
and (d) respectively. 
B. WDF model construction 
Since WDF and AT are from the same origin, WDF can 
be modeled from AT charging kinetics, which is a 
convolution of all the AT induced RTN. It is widely accepted 
that the statistical dynamics of an individual trap can be 
modelled with the non-radiative multi-phonon theory [17, 18] 
with Eqs.1&2: 
𝜏𝑐 = 1/(𝑛𝑠𝑣𝜎0 ∙ exp⁡(−∆𝐸𝐵/𝑘𝑇)) (1) 
𝜏𝑒 = 𝜏𝑐 ∙ exp(⁡(𝐸𝑓 − 𝐸𝑡)/𝑘𝑇) (2) 
where 𝜎0 is the average capture cross section, 𝑛𝑠 is the carrier 
density in the inversion layer, 𝑣 is the average velocity of the 
carriers, ∆EB is the thermal activation barrier to capture a 
carrier, Ef is the fermi level and Et is the energy level of AT. 
Based on Eqs.1&2, under a given Vg and fermi level Ef, 
AT far below Ef gives rise to RTN whose capture time is 
extremely short and much smaller than emission time. Their 
sum eventually forms the aging behavior as illustrated in Fig. 
4a (grey lines). AT far above Ef gives rise to RTN whose 
capture time is extremely long and much larger than emission 
time, these defects will not be observed in short periods but 
will start to contribute as the time window evolves. These 
defects cause the logarithmic increase of WDF against time 
window, as shown in Fig. 1b and Fig. 5c&d. AT close to Ef 
gives rise to RTN which has comparable capture and emission 
time. These defects are the dominate source of the WDF we 
measured. By simulating the charging kinetics of AT from its 
energy profile and induced RTN, a complete image of WDF 
and its physics can be achieved. 
Together with the defect-centric paradigm, AT charging 
kinetics on multiple nano-scale DUTs can be mimicked 
through monte carlo simulation, as shown in the flow chart of 
Fig. 6. 
According to the defect-centric paradigm, on each DUT, 
Vth degradation, 𝛿𝑉𝑡ℎ , caused by a single AT follows an 
exponential distribution. With the known average value of 
𝛿𝑉𝑡ℎ, 𝜂⁡and⁡𝛿𝑉𝑡ℎ of every AT can be generated with Eq. 3: 
𝑝(𝛿𝑉𝑡ℎ) = 𝜂
−1exp(⁡ −𝛿𝑉𝑡ℎ/𝜂) (3) 
where 𝜂 is obtained from Eq. 4: 
𝜂 = 𝜎𝐴𝑇
2 /(2𝜇𝐴𝑇) (4) 
as shown in the inset of Fig. 4. The total number of AT, Nt, 
follows a Poisson distribution and can be generate with Eq. 5: 
𝑝(𝑁𝑡 = 𝑛) = 𝑁𝑡0
n ∙ exp (−𝑁𝑡0)/𝑛! (5) 
where 𝑁𝑡0 is the average number of all the AT on a single 
nano-scale DUT. Although previous works [12, 13] reveal 
AT against the overdrive voltage (Vgov, Vgov=Vg-Vth) 
follows an exponential law instead of any cumulative 
distribution function (CDF), AT far away from Ef has little 
influence on WDF, a gaussian CDF which best fits our 
experimentally extracted AT profile (Fig. 7b) in the energy 
range of interest thus can be employed to get 𝑁𝑡0. The CVC 
simulator [19] is used to convert Vgov into trap energy Et-Ev. 
Once Nt0 is known, 𝜇𝐸𝑡 and 𝜎𝐸𝑡  are also determined from the 
fitting. The energy level Et of each AT then can be generated 
with Eq. 6. For ∆𝐸𝐵  we follow early works [17, 20] and 
assume it follows a uniform distribution from 0 to ΔEB_U. 








2 ) (6) 
𝑝(∆𝐸𝐵) = 1/∆𝐸𝐵_𝑈 (7) 
 
Figure 6. Flow chart of simulating AT charging kinetic based on the sum of 
all AT induced RTN. 
C. Model parameter extraction 
With the monte carlo simulation in Fig. 6, AT charging 
kinetics under an arbitrary Vg on each nano-scale DUT can 
be obtained. Note the simulation only has two parameters to 
fit, σo and ΔEB_U. All the other parameters are obtained from 
experiment data. By optimizing the σ0 and ΔEB_U values to 
get a best agreement between the simulated μ_AT charging 
kinetics and experiment data, σo and ΔEB_U can be 
determined, as shown in Fig. 7a. 




















(a) Pts: Meas data






Figure 7. (a) The charging kinetics averaged from multiple-device 
measurements under different overdrive voltages, Vgov. (c) The measured 
energy profile of AT (pts) and the fitted curve with Gaussian distribution. 
Fig. 8 shows the typical extracted values of η, σo and 
ΔEB_U on different sizes of DUTs of both process A1 & A2. 
η shows the expected 1/(L*W) dependence (Fig. 8a), while 
both σo and ΔEB_U are insensitive to DUT size (Fig. 10b&d). 
Remarkably, they are not sensitive to processes, either 
(Fig.10c&e), although the absolute value of WDF and AT is 
process-sensitive. It is speculated that different processes 
impact the trap density, but not trap properties. It should be 
noted that the extracted capture cross section σo~10-14cm2 also 
agrees with the values obtained from previous independent 
tests in which hot holes were accelerated in the substrate to 
fill the trap directly [21]. 
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Figure 8. (a) Averaged single trap impact, η, increases with device area in the 
Takeuchi plot. (b) The upper boundary of the energy barrier, ΔEB_U and (d) 
the capture cross-section, σ0, shows insensitivity to the device area. Both 
ΔEB_U and σ0 also show little changes across different HKMG processes 
(c&e). 
D. Model validation 
The monte carlo simulation can mimic the test pattern in 
Fig. 3. WDF results can be simulated by picking the 
simulated AT charging kinetics beyond 100 seconds and then 
employing the “Upper Envelope” and “Lower Envelope” 
analysis. To validate the model, WDFs under |Vgov|=0.7V 
are measured on multiple devices and compared with 100 
simulation results. Excellent agreement is achieved. The 
simulated WDF, averaged over multiple devices, under 
various Vg agrees well with test data for both processes, as 
shown in Fig.9 a&b. The relationship between the mean and 
the standard deviation from simulation also agrees well with 
test data, as shown in Fig. 9c&d. The comparison of the raw 
data in Fig. 9a under |Vgov|=0.7V is also given in Fig. 10 and 
a good agreement is also observed. It should be emphasized 
that the agreement in Fig. 9&10 is not a result of fitting. The 
type of tests for extracting model parameters is independent 
of and different from the WDF test used for validation. Since 
the model parameter extraction does not rely on the RTN 
analysis, the test time is shortened to ~10 mins per device, 
making it suitable for rapid assessment during process 
development.  











































































Figure 9. Demonstration of predictive capability of the proposed model on 
two different HKMG processes (A1 & A2). (a&b) the mean and (c&d) 
deviation of WDF from multiple-device measurements are compared with 
the prediction from 500 Monto Carlo simulation under the same condition. 
Devices from both processes are 90nm*70nm. 







































Figure 10. The comparison of WDF between (a) the experiment and (b) the 
simulation from the proposed simulation. 
To compare simulation with tests further, Vg close to the 
threshold voltage is applied to 150 devices. The measured 
signals can be divided into three groups: without analyzable 
RTN, with 1-trap RTN and with 2-trap RTN [22], as depicted 
in Fig.11a-c. The similar groups of signals can also be found 
in the simulation, as shown in Fig.11d&f under the same 
conditions as tests. Moreover, all devices were used to 
calculate the percentage of each group and simulation agrees 
well with tests, as illustrated in Fig.11g, further supporting 









































































Figure 11. Different categories of RTN signals (no analytical, 1-trap and 2-
trap) can be found in both (a-c) the measurements and (d-f) the simulations 
under the voltage of Vth0+0.2. System noise is taken into account in the 
simulation. (g) The comparison of the percentage of different RTN category 
occurrence between experiments and simulation. 
IV. CONCLUSION 
For the first time, this work proposes a new methodology 
for characterizing and modelling RTN/fluctuation and 
verifies its prediction capability by comparing the simulation 
with the independently measured data. The method is 
applicable to all devices and the testing time for each device 
is shortened to ~10 min/device, making it attractive for rapid 
process screening during development. 
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